TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC4027BP,TC4027BF,TC4027BFN

#### TC4027B Dual J-K Master-Slave Flip Flop

 $\rm TC4027B$  is J-K master-slave flip-flop having RESET and SET functions.


In the case of J-K made, when the clock input is given with both RESET and SET at "L", the output changes at rising edge of the clock according to the states of J and K.

When SET input is placed at "H", and RESET input is placed at "L", outputs become Q = "H", and  $\overline{Q} =$  "L".


When RESET input is placed at "H", and SET input is placed at "L", outputs become Q = "L", and  $\ \overline{Q}\$ = "H".


When both of RESET input and SET input are at "H", outputs become Q = "H" and  $\overline{Q} =$  "H".

#### **Pin Assignment**



#### **Block Diagram**





# <u>TOSHIBA</u>

#### Truth Table

		Outputs					
RESET	SET	J	К	CLOCK∆	$Q_{n+1}$	$\overline{Q}_{n+1}$	
L	Н	*	*	*	н	L	
н	L	*	*	*	L	Н	
н	Н	*	*	*	н	Н	
L	L	L	L		Q <sub>n*</sub>	Q <sub>n*</sub>	
L	L	L	Н		L	н	
L	L	Н	L		н	L	
L	L	Н	Н		Qn **	Q <sub>n**</sub>	
L	L	*	*		Q <sub>n*</sub>	Q <sub>n *</sub>	

\*: Don't care


 $\Delta$ : Level change

\*: No change

\*\*: Change

## Logic Diagram





### Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
DC supply voltage	V <sub>DD</sub>	$V_{\mbox{\scriptsize SS}}-0.5$ to $V_{\mbox{\scriptsize SS}}+20$	V
Input voltage	VIN	$V_{\mbox{\scriptsize SS}} - 0.5$ to $V_{\mbox{\scriptsize DD}} + 0.5$	V
Output voltage	V <sub>OUT</sub>	$V_{SS}-0.5$ to $V_{DD}+0.5$	V
DC input current	l <sub>IN</sub>	±10	mA
Power dissipation	PD	300 (DIP)/180 (SOIC)	mW
Operating temperature range	T <sub>opr</sub>	-40 to 85	°C
Storage temperature range	T <sub>stg</sub>	-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

## Recommended Operating Conditions (V<sub>SS</sub> = 0 V) (Note)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
DC supply voltage	V <sub>DD</sub>	—	3	_	18	V
Input voltage	V <sub>IN</sub>	_	0		V <sub>DD</sub>	V

Note: The recommended operating conditions are required to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

# Static Electrical Characteristics ( $V_{SS} = 0 V$ )

Characteristics Symbol		Svm-	Test Condition		-40°C		25°C			85°C		1.1
			V <sub>DD</sub> (V)	Min	Max	Min	Тур.	Max	Min	Max	Unit	
				5	4.95	_	4.95	5.00	_	4.95	_	
High-level output voltage	VOH	I <sub>OUT</sub>   < 1 μΑ	10	9.95	—	9.95	10.00	_	9.95	—	V	
renage			$V_{IN} = V_{SS}, V_{DD}$	15	14.95	—	14.95	15.00	_	14.95	—	
			I <sub>OUT</sub>   < 1 μΑ	5	_	0.05	_	0.00	0.05		0.05	
Low-level voltage	output	V <sub>OL</sub>		10	—	0.05	_	0.00	0.05	—	0.05	V
· · · · · · · · · · · · · · · · · · ·			$V_{IN} = V_{SS}, \ V_{DD}$	15	—	0.05	—	0.00	0.05	—	0.05	
			$V_{OH} = 4.6 V$	5	-0.61		-0.51	-1.0		-0.42	_	mA
			$V_{OH} = 2.5 V$	5	-2.50	—	-2.10	-4.0	_	-1.70	—	
Output hig	h current	IOH	V <sub>OH</sub> = 9.5 V	10	-1.50	—	-1.30	-2.2	_	-1.10	—	
			V <sub>OH</sub> = 13.5 V	15	-4.00	—	-3.40	-9.0	_	-2.80	—	
			$V_{IN} = V_{SS}, V_{DD}$									
			$V_{OL} = 0.4 V$	5	0.61		0.51	1.2		0.42	_	
Output los	ourropt		$V_{OL} = 0.5 V$	10	1.50	—	1.30	3.2	_	1.10	—	
Output low current	I <sub>OL</sub>	V <sub>OL</sub> = 1.5 V	15	4.00	—	3.40	12.0	_	2.80	_	mA	
			$V_{IN} = V_{SS}, V_{DD}$									
			$V_{OUT} = 0.5 V, 4.5 V$	5	3.5		3.5	2.75		3.5	_	V
la a cita la la la			$V_{OUT} = 1.0 V, 9.0 V$	10	7.0	_	7.0	5.50	_	7.0	_	
Input high	voitage	VIH	$V_{OUT} = 1.5 V, 13.5 V$	15	11.0	_	11.0	8.25	_	11.0	_	
			$ I_{OUT}  < 1 \ \mu A$									
			$V_{OUT} = 0.5 V, 4.5 V$	5		1.5		2.25	1.5		1.5	V
la a di la con			$V_{OUT} = 1.0 V, 9.0 V$	10	_	3.0		4.50	3.0	_	3.0	
Input low v	/ollage	VIL	$V_{OUT} = 1.5 V, 13.5 V$	15	—	4.0	_	6.75	4.0		4.0	
			$ I_{OUT}  < 1 \ \mu A$									
Input	"H" level	IIH	V <sub>IH</sub> = 18 V	18		0.1		10 <sup>-5</sup>	0.1		1.0	
current	"L" level	١ <sub>IL</sub>	$V_{IL} = 0 V$	18		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μA
Quiescent supply			5		1		0.002	1	_	30		
		I <sub>DD</sub>	$V_{IN} = V_{SS}, V_{DD}$	10	—	2	_	0.004	2		60	μΑ
current			(Note)	15	—	4	—	0.008	4		120	

Note: All valid input combinations.


# Dynamic Electrical Characteristics (Ta = 25°C, $V_{SS}$ = 0 V, C<sub>L</sub> = 50 pF)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit	
onarabiensilos	Cymbol		V <sub>DD</sub> (V)	IVIIII	тур.	Max	Onit
Output transition time			5	—	70	200	
(low to high)	t <sub>TLH</sub>	—	10	—	35	100	ns
(low to high)			15	_	30	80	
Output transition time			5		70	200	
(high to low)	t <sub>THL</sub>	—	10	—	35	100	ns
			15	—	30	80	
Propagation delay time	<b>t</b>		5	—	150	300	
(CLOCK-Q, $\overline{Q}$ )	t <sub>pLH</sub>	—	10	—	75	130	ns
$(CLOCK-Q, \mathbf{Q})$	tpHL		15	—	60	90	
Propagation delay time	<b>+</b>		5	_	120	300	
(SET, RESET-Q, $\overline{Q}$ )	t <sub>pLH</sub>	—	10	_	60	130	ns
(SET, RESET-Q, Q)	t <sub>pHL</sub>		15		45	90	
		_	5	3.5	8	_	
Max clock frequency	f <sub>CL</sub>		10	8.0	16	_	MHz
			15	12.0	20	—	
Max alask innut visa tima			5				
Max clock input rise time	<sup>t</sup> rCL	_	10 No limit				μs
Max clock input fall time	t <sub>fCL</sub>		15				
Min and a solution			5		60	180	
Min pulse width	t <sub>W</sub>	_	10	_	35	80	ns
(SET, RESET)			15	—	25	50	
			5	_	60	140	
Min clock pulse width	t <sub>W</sub>	_	10		35	60	ns
			15		25	40	
•••			5	_	30	140	
Min set-up time	t <sub>SU</sub>	_	10	_	10	50	ns
(J, K-CLOCK)			15		5	35	
			5			140	
Min hold time	t <sub>H</sub>	_	10	_	_	50	ns
(J, K-CLOCK)			15			35	
•••			5			40	
Min removal time	t <sub>rem</sub>	_	10	_		20	ns
(SET, RESET-CLOCK)			15			15	
Input capacitance	C <sub>IN</sub>	_	1	_	5	7.5	pF


# **TOSHIBA**

# Waveforms for Measurement of Dynamic Characteristics


#### Waveform 1



#### Waveform 2




#### Waveform 3



## Package Dimensions

DIP16-P-300-2.54A


Unit : mm



Weight: 1.00 g (typ.)


# TOSHIBA

### **Package Dimensions**



Weight: 0.18 g (typ.)

# Package Dimensions




Weight: 0.18 g (typ.)

## Package Dimensions (Note)

SOL16-P-150-1.27

Unit : mm



Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

9

Note: Lead (Pb)-Free Packages DIP16-P-300-2.54A SOP16-P-300-1.27A SOL16-P-150-1.27

#### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc. 021023\_A

060116EBA

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability

• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk, 021023 B

- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E